Introduction
To reduce circuit complexity and chip size, high-voltage devices such as Double Diffused Drain MOS (DDDMOS) or lateral DMOS (LDMOS) transistors are integrated with submicron CMOS integrated circuit in power management IC, flat panel display drivers, and many application specific standard products. LDMOS transistor has a better performance than DDDMOS transistor because of lower on resistance (R on ). DDDMOS transistor is more attractive to circuit designers due to a symmetric drain/ source structure and a smaller device pitch. Because high-voltage device is operated under high V ds and V gs , hotcarrier reliability may become a serious concern. Recently, hot-carrier reliability of LDMOS transistors has attracted widely attention [1] [2] [3] [4] [5] . However, much less effort is done to address the reliability of DDDMOS transistors.
In this work, hot-carrier reliability of 0.5 m 12V n-type DMOS transistors with various dosage of n-type double diffusion (NDD) implant is investigated. Our data reveal that increase in NDD dosage is an effective way to improve the reliability of DDDMOS transistors.
Experiments
The schematic cross section of the n-type DDDMOS transistor used in this work is shown in Fig. 1 . This device is fabricated with a 0.5 m CMOS process and features a double diffused drain region with post Poly, self-aligned NDD implant and is followed by a high temperature thermal drive-in. The poly gate length is fixed. The spacing between the Poly gate edge to the N + drain space is using self-aligned method. The NDD dosage is varied at low, medium, or high doping levels. The operational voltage of the device is 12V for both V ds and V gs . DC stressing with various V gs and V ds =13.2V under room temperature was performed with the source and substrate tied to the ground. R on (=V ds /I ds ) is measured when V gs =12V and V ds =0.1V. The maximum of transconductance (G mmax ) is extracted under V ds =0.1V. The saturation drain current (I dsat ) is monitored at V ds =V gs =12V. The stress tests were interrupted periodically to measure the degradation of device parameters.
Results and Discussion
Fig . 2 is the R on , G mmax , and I dsat degradation of the device with low NDD dosage stressed under I submax condition. Two observations are found. First, R on degradation is much greater than G mmax degradation, indicating most of the hot-carrier induced damage is located in the gate oxide above NDD region but not channel region. Second, the time to reach 10% R on degradation is extrapolated to be only 1400 minutes. Improvement in hot-carrier reliability is required. Fig. 3 shows I sub vs. V gs at V ds = 12V and R on degradation vs. stress V gs under V ds =13.2V stressing for 100 minutes. It is clear that the V gs to produce the maximum degradation matches with the V gs to produce I submax . To obtain the worst-case degradation, the stress V gs will focus on I submax condition in the following discussion.
In conventional LDD CMOS device, moderately doped LDD (MLDD) has been shown to improve I dlin degradation [6] [7] . In our study, the impact of NDD dosage on hot-carrier reliability is also examined. Fig. 4 shows that higher NDD dosage results in higher I sub . However, higher NDD dosage leads to smaller R on degradation as seen in Fig. 5 . To explain the reduced R on degradation, TCAD simulation was performed to reveal the effect of NDD dosage on the impact ionization rate along Si/SiO 2 interface. The V ds and V gs used in simulation is identical to the stress condition in Fig. 5 . Three observations are found in Fig. 6 . First, higher NDD dosage produces higher impact ionization rate. This is consistent with the trend in Fig. 4 , where higher NDD dosage results in higher I sub . Second, the impact ionization rate in the NDD region is 3~4 order greater than that in channel region. This explains why R on degradation is much greater than G mmax degradation (Fig. 2) , as R on degradation is mainly affected by the damage in NDD region. Third, the peak of impact ionization shifted toward to the channel for higher NDD dosage, indicating the damage location is varied with NDD dosage.
To confirm the shift in damage location, I d degradation in the linear region (measured at V ds = 0.1V) as a function of measured V gs for the devices in Fig. 5 stressing for 100 minutes is plotted in Fig. 7 . For the device with low NDD dosage, I d degradation increases as the V gs increases. Such a trend indicates that damage is located in NDD accumulation region as similar result was reported in [8] . On the other hand, for the device with high NDD dosage, I d degradation increases at the beginning, but decreases later as V gs increases. Such a trend reveals that the damage is located both in the accumulation and channel region. The analysis in Fig. 7 is consistent with the TCAD simulation results. Since damage away from drain has less impact on parasitic series resistance [6] , reduced R on degradation is very likely resulted from the shift in damage location.
Although higher NDD dosage reduces R on degradation, G mmax degradation may become worse as more impact ionization occurs in the channel. To evaluate this concern, G mmax degradation for various NDD dosages is shown in Fig. 8 . It is clear that higher NDD dosage only produces slightly more G mmax degradation. Such a result reveals that increase in NDD dosage is an effective way to improve hot-carrier reliability of DDDMOS transistors because the most critical R on degradation can reduce significantly under penalty of only little increase in G mmax degradation.
Conclusions
The hot-carrier reliability of 12V DDDMOS transistors was examined. Higher NDD dosage produces higher I sub but lower R on degradation. Our findings suggest that increase in NDD dosage is an effective way to improve the hot-carrier reliability of DDDMOS transistors. R on Degradation (%) Fig. 3 The V gs to produce maximum degradation matches with the V gs to produce I submax . Fig. 6 The impact ionization rate is much higher in NDD region than in channel region. The peak of impact ionization shifted toward the channel for higher NDD dosage. Fig. 8 The effect of NDD dosage on G mmax degradation. Higher NDD dosage only produces slightly more G mmax degradation.
